Abstract-The thermal conductivity of single crystal silicon was engineered using lithographically formed phononic crystals. Specifically, sub-micron periodic through-holes were patterned in 500nm-thick silicon membranes to construct phononic crystals, and through phonon scattering enhancement, heat transfer was significantly reduced. The thermal conductivity of silicon phononic crystals was measured as low as 32.6W/mK, which is a ~75% reduction compared to bulk silicon thermal conductivity [1]. This corresponds to a 37% reduction even after taking into account the contributions of the thin-film and volume reduction effects, while the electrical conductivity was reduced only by as much as the volume reduction effect. The demonstrated method uses conventional lithography-based technologies that are directly applicable to diverse micro/nano-scale devices, leading toward huge performance improvements where heat management is important.
I. INTRODUCTION
EAT management is becoming more and more important in many MEMS/NEMS devices. For example, thermal actuators are one of the most widely used transducer mechanisms in MEMS devices where large displacement and large actuation forces are needed [2] . Recently demonstrated ovenized micromechanical resonators use localized heating to compensate for the temperature induced frequency drift [3] . Micromachined thermoelectric converters are promising for next generation energy harvesters, generating electrical power from wasted heat [4] . In such applications, dealing with the heat transfer is critical for optimizing performance.
However, in many cases, the issues of thermal management are often coupled with the electrical conductivity, making the problem more complicated. For example, in ovenized resonators, high thermal isolation of the device from the surroundings is required to improve oven energy efficiency; however, at the same time, high electrical conductivity is desired for lower loss and noise. In thermoelectric energy harvesters, their figure of merit is determined by the ratio between the thermal and electrical conductivities. To maximize the amount of harvested energy, low thermal conductivity and simultaneously high electrical conductivity are needed. In general, however, these two conductivities move in the same direction; if thermal conductivity increases, electrical conductivity also increases, and vice versa, therefore, heat management coupled with the electrical transfer issue is not a trivial problem.
Indeed, manipulation of phonons, or lattice vibrations, is an effective way to deal with heat transfer problems in micro/nano-machined structures. Unlike metals where both heat and electricity are transferred through electrons, in many semiconductor materials, thermal conduction is dominated by phonons while electrical conduction is through electrons. In semiconductors, the contained thermal energy is transferred through the vibration of the adjacent lattices. For example, in silicon, phonons of frequencies ranging from GHz to THz account for the majority of heat transfer [5] . Therefore, if only phonons can be manipulated in such materials, it is possible to control thermal conductivity while leaving electrical conductivity intact.
Reduction in thermal conductivity has been frequently observed in micro/nano machined structures such as thin-film deposited silicon and nanowires [1, 6] .This is because as the critical dimensions of heat pathways (thickness of a thin film or width of nanowires) become comparable to the phonon mean-free-path, phonon scattering increases, resulting in a reduction in thermal conductivity. This is also applicable to pattern features. For instance, through nano-holes patterned in a silicon membrane, a significant reduction in thermal conductivity has been demonstrated [7] . Despite such promising results, however, due to complexity of the fabrication processes and lack of effective integration methods, very few examples of device application could be found among the demonstrated structures.
Alternately, a much simpler method of phonon manipulation has been demonstrated with the recent advances in lithographic technologies [8] . For example, phononic crystals were fabricated by lithographically defined sub-micron holes in a silicon layer to construct waveguides successfully achieving 30dB acoustic rejection at 67MHz for RF communication applica- In this work, we have investigated heat and electrical transfer in lithographically defined single crystal silicon phononic crystals. Conductivity measurement test structures were designed, modeled, and fabricated using conventional micro/nano-machining technologies. Both the thermal and electrical conductivities of phononic crystal test structures were measured and compared with ANSYS FE modeling of the volume reduction effects. Finally, a discussion about the impact of phonon manipulation on heat transfer is presented. Figure 1a illustrates the test structure designed for thermal conductivity measurements. The structure is a symmetric bridge shape. A 250ȝm-wide serpentine trace functioning both as a heater and temperature sensor is placed in the middle. Two more serpentine-shaped temperature sensors are installed at both bridge ends. Between these serpentine traces, phononic crystals were patterned by punching periodic holes. While heat is supplied at the center, by measuring the temperature difference across the bridge, the device thermal characteristics can be extracted. Figure 2 shows the equivalent thermal circuit model of the designed thermal conductivity test structure. Since all of the measurements were conducted in vacuum, convectional heat leakage can be ignored. Also radiation heat transfer was estimated to be a maximum of 0.4% compared to conductive heat transfer, therefore, it also was ignored in these models.
II. TEST STRUCTURE

A. Test Structure Design
In Figure 1b , the test structure design for the electrical conductivity measurement is illustrated. The structure design is very similar to the thermal conductivity test structure. However, the bridge membrane is n-type, and electrical via contacts are installed instead of serpentine traces at the bridge center and the bridge ends.
The complete design sets of hole pitch values (lattice constants) and hole diameters as well as the corresponding limiting dimensions for both test structures are summarized in Table 1 . Figure 3 shows the schematic of the thermal conductivity test structure fabrication process. The fabrication starts with 6-inch Step e and f are needed only for the electrical conductivity measurement test structure fabrication. (Figure 3a) . Via high temperature annealing, the high stress in the amorphous silicon layer is released. Then, aluminum is deposited and patterned as heaters, temperature sensors, interconnects, and bondpads (Figure 3b ). Using plasma etching, phononic crystals and release trenches are defined in the silicon layers ( Figure 3c ). As the final step, the buried oxide (SiO 2 ) underneath the test structure is removed by timed HF vapor etching to release the bridge (Figure 3d ). Figure 4 shows SEM images of a fabricated thermal conductivity test structure.
B. Device Fabrication
Electrical conductivity test structures were fabricated in a 250nm-thick single crystal silicon device layer. Two additional fabrication steps were added for these devices: 1) before depositing amorphous silicon, phosphorous implantation was conducted to realize a localized n-type doping (target concentration: 10 20 /cm 3 ) of the bridge membrane (Figure 3e) , and 2) after the amorphous silicon deposition, electrical via contacts were etched penetrating the a-Si insulation layer (Figure 3f ).
III. MEASUREMENT
First, the temperature dependence of resistance for both the heater serpentine trace at the bridge center and temperature sensor traces at the bridge ends were calibrated. In a separate heated chuck measurement, both traces exhibited almost identical relative resistance change due to temperature change, with the measured TCR (temperature coefficient of resistance) of 0.0027. Figure 5 shows the thermal resistance measurement setup diagram. Heat is supplied at the center of the test structure by applying power across the serpentine heater. By measuring the voltage across the heater and the current through it, both the supplied heat and resistance change can be simultaneously monitored. At the same time, the resistance change of the sensor traces at the bridge ends is also measured. Using the above TCR=0.0027, the temperature changes of the heater and sensors are calculated. All measurements were conducted in vacuum (< 1mTorr) while sweeping the heating power from 0 to 1 mW and back to 0 again. Figure 6 shows an example plot of the measured temperature versus heating power. From measured data, using the thermal models shown in Figure 2 , the thermal resistances across the phononic crystals were extracted and by multiplying by the cross section areas and dividing by the lengths, thermal conductivities, k m , were calculated for each of the measured points. All of the measured thermal conductivity data is summarized in Figure 7a and Table 1 .
Electrical conductivity across the phononic crystal bridges was also measured. While power was supplied across half of the bridge, its current and voltage were measured and the corresponding resistance was calculated. Extracted electrical conductivity values, ı m , are summarized in Figure 7b and Table  1 as well.
IV. RESULT
As can be seen in Figure 7 , all the samples containing holes (phononic crystals) showed a significant reduction in both thermal and electrical conductivity as compared to the control device (Device ID-1), which did not have any holes.
To understand the phononic effect, the amount of reduction in thermal conductivity coming from the volume reduction effect by introducing the through holes was evaluated using ANSYS FE simulations as shown in Figure 8a . Since this ANSYS simulation only models continuum effects (Fourier's law for the thermal conductivity and Ohm's law for the electrical conductivity), and not any phononic effects, the absolute ID-7) . The temperature difference across the phononic crystal bridge was measured using calibrated serpentine traces while the heating power supplied at the bridge center was swept between 0 to 1mW. dimension does not matter, only the relative ratio between the hole size and pitch matters. Figure 8 plots the volume reduction effect factor, ȗ FEM , as a function of the material porosity. Table 1 and Figure 9 compare the relative thermal and electrical conductivities to the control sample for each device design as well as their corresponding volume reduction effect factor, ȗ FEM , modeled in Figure 8 . As can be seen, for all samples, the ratio of the thermal conductivities, k m /k m,control , (relative thermal conductivity with respect to the control device), were much lower than that predicted from ANSYS FE simulation. In contrast, the ratio of the electrical conductivities, ı m / ı m,control (relative electrical conductivity with respect to the control device), measured from n-type doped samples with the same hole pitches and diameters, match very well with the simulated volume reduction effect. These results suggest that the inclusion of sub-micron periodic holes reduced the thermal conductivity much beyond the contribution from the volume reduction effect, whereas the electrical conductivities are reduced simply by the amount of volume reduction.
To evaluate the phononic impact on thermal conductivity, all measured relative thermal conductivity values are normalized by the simulated volume reduction effect , i.e., 
Figure 10 compares these normalized thermal conductivities, k n , versus limiting dimension (spacing between holes) with the same lattice constant. This k n indicates how much the thermal conductivity is reduced beyond the contribution from the volume reduction effect. For example, Device ID-11 measured k n =0.696 in Figure 10 , which means thermal conductivity is reduced 30.4% additionally, even after taking the volume reduction effect into account. For all measured devices, k n consistently decreases as the limiting dimension decreases, inferring phonon scattering plays a significant role in the thermal conductivity reduction.
V. CONCLUSIONS
It has been demonstrated that thermal conductivity of single crystal silicon can be effectively engineered using lithographically patterned phononic crystals. By introducing sub-micron diameter periodic through holes, the electrical conductivities of the phononic crystal membranes were changed only by the amount of the volume reduction effect, while their thermal conductivities were reduced much further due to the enhanced phonon scattering. The demonstrated approach has huge potential. These phononic crystals were constructed by using only conventional lithography techniques, which not only opens direct applications to many micromachined devices without much modification to their original fabrication process but also allows for their repeatable mass production. Comparison between km/km,control, ım/ ım,control, and ȗFEM. The measured ım/ ım,control match very well with ȗFEM for all Device IDs. For some data points it is not easy to tell the difference because they exactly overlap with each other. However, the km/km,control ratios are much smaller than ȗFEM for all cases, inferring a reduction in the thermal conductivity is beyond the contribution from the volume reduction effect. 
